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Abstract—Virtual source (VS) transistor model surpasses
the existing threshold-voltage-based and surface-potential-based
models in terms of compactness, featuring an order of magnitude
fewer parameters while maintaining the same accuracy. This
brings about signiﬁcant simulation speedup and improved ease in
variational analyses. This paper demonstrates, for the ﬁrst time,
the quadratic linearization of a VS model into an equivalent
state-space form of nonlinear differential algebraic equations.
Such transformation allows fast transistor-level analog circuit
simulation utilizing nonlinear model order reduction (NMOR)
techniques. Moreover, device-to-system-level variational analysis
is largely facilitated via the integration of parameterized NMOR
and stochastic spectral collocation methods. Experimental results
then verify the efﬁcacy of the proposed macromodeling approach.
I. INTRODUCTION
Conventional transistor compact models include the
threshold-voltage-based BSIM and PTM models, as well as
the surface-potential-based PSP model. As technology nodes
shrink into the nanometer era, the number of parameters in
these models can easily exceed hundreds to incorporate the
emerging physics and to achieve smooth transitions across
different operating regions. Such high number of parameters
lead to elevated complexity in data storage and simulation. To
overcome this hurdle, the ultra-compact charge-based virtual
source (VS) model is proposed [2] which contains parameters
in the order of only a few tens. Such model is speciﬁcally
developed for short- and ultra-short-channel devices by re-
placing the drift-diffusion (with velocity saturation) transport
description with quasi-ballistic minority carrier transport at the
virtual source.
On the other hand, a pressing issue in nanometer chip design
is to quantify the propagating effects of device-level variations
to the circuit or system level. For instance, as device size
shrinks, the threshold voltage uncertainty becomes prominent
and limits the supply voltage scaling. To characterize process
uncertainties, a stochastic transistor-level simulator, such as a
Monte Carlo simulator, is required. Despite the implementa-
tion simplicity, Monte Carlo simulators generally suffer from
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slow convergence. Even with smart sampling schemes, a large
number of transistor-level simulations are still required at
different sample points.
The purpose of this paper is to study the efﬁcient use
of VS model in capturing analog circuits. A key innovation
is to recognize the analytic form (namely, exponential and
polynomial functions) in the VS formula, which lends itself
naturally to elegant differential algebraic equation (DAE)
representation called the quadratic-linear DAE (QLDAE) [1].
Once this QLDAE is formulated, nonlinear model order re-
duction (NMOR) (e.g., [3]) can then be applied to produce
a reduced-order model (ROM) for fast simulation. Moreover,
when variational analysis is needed, parameterized NMOR
(PNMOR) techniques and state-of-the-art spectral methods
are handy for the QLDAE-transformed VS model to achieve
speedy device-to-system-level uncertainty capture.
The paper is organized as follows. Section II succinctly
reviews the analytic tools, viz. the VS model and QLDAE.
Section III presents the main results by casting the VS equa-
tions into QLDAE and subjecting it to NMOR and PNMOR.
In PNMOR, stochastic spectral methods are deployed for
fast uncertainty analyses. Section IV veriﬁes the effectiveness
of the proposed framework by examples. Finally, Section V
draws the conclusion.
II. BACKGROUND
A. VS MOSFET Model
For MOSFETs, the I-V characteristics over all regions of
operation can be described by the single VS model [2]
ID = WQix0vx0Fs,
Fs =
V ′DS/VDSAT(
1 +
(
V ′DS/VDSAT
)β)1/β ,
Qix0 = Cinvnϕt ln
(
1 + exp
V ′GS −
(
VT − αϕtFf
)
nϕt
)
,
VDSAT = VDSATs
(
1− Ff
)
+ ϕtFf ,
Ff =
1
1 + exp
(
VGS−(VT−αϕt/2)
αϕt
) ,
VT = VT0 − δV ′DS , (1)
where ID is the drain current, W the device width, Qix0 the
channel charge density, vx0 the virtual source velocity, Fs the
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2carrier velocity saturation function, VDSAT the saturation volt-
age, VDSATs the VDSAT in strong inversion, β a saturation-
transition-region ﬁtting parameter and Cinv the effective gate-
to-channel capacitance per unit area. n is the subthreshold
coefﬁcient, which is related to the subthreshold swing S by
S = nϕt ln 10. ϕt is the thermal voltage, VT0 the strong-
inversion threshold voltage, δ the drain-induced barrier lower-
ing (DIBL) coefﬁcient. α is a constant accounting for the shift
of threshold voltage in strong and weak inversion. Ff gives a
smooth transition between these two values. V ′DS and V
′
GS are
the effective drain-source and gate-source voltages depending
on the source and drain resistances. Most of these equations
are strongly nonlinear posing difﬁculties to traditional NMOR,
for which QLDAE comes to rescue.
B. QLDAE
QLDAE is a systematic way to allow the Volterra method,
previously applied to mostly weakly nonlinear systems, to
capture also strong nonlinearities with low-order models. For
generic electrical circuits, a QLDAE takes the form [5]
Cx˙ = G1x+G2x⊗ x+D1xu+ bu, (2)
where x ∈ Rn is the state vector and ⊗ denotes the Kronecker
product. All other matrices are of compatible dimensions and
a scalar input u is assumed for notational ease whose multi-
input multi-output (MIMO) generalization is trivial. The idea
in QLDAE is simple: extra state variables are introduced to
describe the self-referential derivatives of common electrical
nonlinearities (e.g., sinusoidal and exponential functions) or
represent algebraic substitutions (e.g., polynomial fractions
and high-order monomial terms). For example, the ﬁfth equa-
tion in (1) can be converted into
xk =
1
1 + xk+1
⇒ 0 = xk + xkxk+1 − 1,
x˙k+1 = xk+1 · 1
αϕt
· (x˙k+2 − x˙k+3) , (3)
in which,
xk = Ff , xk+1 = exp
(
VGS − (VT − αϕt/2)
αϕt
)
,
xk+2 = VGS , xk+3 = VT . (4)
With the QLDAE transformation, any composite function of
the above nonlinear responses, as is obvious in the VS model,
can be similarly transformed into a QLDAE at the expense of
additional state variables.
III. MAIN RESULTS
The QLDAE-transformed VS model largely facilitates direct
deployment of NMOR and PNMOR techniques for fast tran-
sient simulation and variational analysis of transistor circuits.
In particular, instead of using the full-scale interconnected VS
models, we employ the post-NMOR QLDAE ROM to accel-
erate transient computation. Moreover, PNMOR is realized by
reserving a portion of the state variable entries as parametric
constants (i.e., with zero derivative) that can be subject to
spectral methods for variational analysis.
A. System QLDAE generation
An analog circuit is ﬁrst subject to QLDAE conversion of its
nonlinear elements, and connected to the remaining linear part
(if any) to produce a full-system QLDAE. Some parameters
of the VS model are obtained by device measurements or data
ﬁtting, and are classiﬁed as variational due to the fabrication
process. In order to perform variational analysis, these param-
eters are marked as adjustable in the ROM. One new approach
proposed in this work is to designate all VS parameters as extra
state variables. In other words, besides the routine QLDAE
conversion, variational device parameters are also members
of the state variables in the QLDAE system. Compared to
the usually numerous state variables from linear networks, the
order increase from the incorporation of variational parameters
is insigniﬁcant, and is subject to further reduction as will be
discussed later.
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Fig. 1. State vectors assignment in QLDAE.
In traditional analog circuit MOR, a system is partitioned
into linear and nonlinear parts. Only the linear part is pro-
cessed by MOR and the nonlinear parts are unaltered. The
drawback of this approach is the I/O ports at linear/nonlinear
interfaces have to be kept and multi-port MOR is known to
be inefﬁcient. In the proposed NMOR ﬂow, the linear and
nonlinear subsystems are encapsulated in a single QLDAE,
and therefore the explicit interfacing of linear and nonlinear
subsystems are completely omitted to ease subsequent MOR
and variational analysis. Fig. 1 illustrates the proposed state
vector assignment.
B. NMOR
By the MOR algorithm in [3] called NORM, the original
system (2) can be reduced into
C˜z˙ = G˜1z + G˜2z ⊗ z + D˜1zu+ b˜u, (5)
in which z ∈ Rn′ , C˜ ∈ Rn′×n′ , G˜1 ∈ Rn′×n′ , G˜2 ∈ Rn′×n′2 ,
D˜1 ∈ Rn′×n′ and b˜ ∈ Rn′ , where usually n′  n. Since all
variational parameters are embedded into state variables, they
become transparent to external interfacing of the ROM. The
NMOR is a one-off process (i.e., a ﬁnite overhead) whereas
3the ROM can be used recurrently, resulting in overall saving
in transient simulation.
In transient simulation, a variable-step time-domain solver is
developed based on Runge-Kutta implicit method and step size
adjustment mechanism. The step size is determined by keeping
the numerical errors within a preset tolerance. It should be
noted that these errors come from the replacements of original
nonlinear functions by their self-referential derivatives during
the QLDAE transformation. This is the main difference of
the proposed QLDAE solver compared to a typical DAE
solver. And the variational analysis can be performed on this
solver with greatly reduced computation time and guaranteed
numerically accuracy.
C. PNMOR with SSCM
To avoid the extensive repeated simulations in traditional
Monte-Carlo-type circuit simulators for capturing the propa-
gation of device variations to the circuit or system level, we
adopt the sparse grid (SG) based stochastic spectral colloca-
tion method (SG-SSCM) [6]. SG-SSCM normally consists of
three steps. In the ﬁrst step the set of variational parameters
P , if stochastically correlated, is reduced to a set of D
(D ≤ size(P )) independent normal random variables ξ¯ by
the Karhunen-Loeve (K-L) expansion. Then a speciﬁc circuit-
or system-level quantity of interest Y (for instance the output
amplitude of an ampliﬁer) is expressed as
Y (ξ¯) ≈
k∑
|i|=0
ai1,...,iDHi1,...,iD (ξ¯), (6)
where i is a D-digit multi-index and |i| = i1 + ... + iD.
Hi1,...,iD (ξ¯) is a D-variable polynomial chaos constructed
according to the probability density function (PDF) of Y [4].
The coefﬁcients of the expression are determined by the
approximated form of D-dimensional inﬁnite integration
ai1,...,iD =
Nsg∑
n=1
Y (ξ¯(n))Hi1,...,iD (ξ¯
(n))w(n), (7)
with ξ¯(n) ∈ ΘkD, w(n) ∈ W kD, where ΘkD and W kD are the sets
of the Nsg sampling points and selected weights.
In (7), one Y is obtained for each sampling point by
simulating the QLDAE-reduced VS model using a speciﬁc
combination of parameters determined by ξ¯(n). In other words,
the QLDAE model is treated as a black-box solver and requires
no alteration for variational analysis. Therefore, the beneﬁts of
an accelerated transient simulation resulting from the QLDAE
reduction in Section 3.2 can be fully exploited. Once the
coefﬁcients ai1,...,iD are determined, statistical moments of
interest, such as mean and variance of Y , can be computed in
simple closed forms
μY = a0,...,0,
σ2Y =
k∑
|i|=1
a2i1,...,iD
〈
(Hi1,...,iD )
2
〉
.
(8)
The algorithmic ﬂow of SG-SSCM is summarized in Fig. 2.
Fig. 2. Algorithmic ﬂow of SG-SSCM.
IV. EXAMPLES
A. Single standard cell
A simple circuit example is in Fig. 3(a) wherein the NMOS
transistor is described by the VS model. The power supply is
1.2V and other components are all normalized to unity.
Fig. 3. Examples: (a)a single NMOS ampliﬁer circuit; (b)an opamp circuit.
The QLDAE-transformed model has 58 state variables,
which can be reduced to 18 by the NORM method. By the
variable-step QLDAE solver, the original and reduced models
match extremely well in transient simulation as shown in Fig. 4
under three different VT0 values.
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Fig. 4. Simulation results of the single NMOS ampliﬁer circuit.
B. CMOS opamp
A CMOS opamp with schematic in Fig. 3(b) (the linear parts
are not shown), is simulated by the proposed approach. The
nonlinear circuit consists of 9 transistors taking up only a small
4portion of the entire system (the remaining parts are linear),
which is typical in analog/RF circuit design. Speciﬁcally, the
dimension of the whole QLDAE system is 1726, whereby
526 state variables correspond to the QLDAE conversion of
nonlinear transistors and 1200 variables are from the linear
network. The NORM-reduced ROM has only 546 variables.
Transient simulations by the original and ROM with different
parameter values are in good agreement as shown in Fig. 5.
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Fig. 5. Simulation results of the CMOS opamp circuit.
C. Results for PNMOR
To demonstrate the capability of QLDAE model in analyz-
ing the propagation of device-level variations to circuit level,
we integrate the QLDAE-reduced VS model developed in
Section 3.2 with SG-SSCM to estimate the variations of output
voltage amplitude (related to the output power) of the above
two ampliﬁers subject to parametric variations. Three VS
model parameters, namely, threshold voltage VT0, saturation-
transition-region ﬁtting parameter β and subthreshold swing S,
are assumed to have random variations with independent Gaus-
sian distribution with mean values μVT0,β,S = [0.4, 1.8, 0.1].
A standard deviation of 10% mean value is assumed for each
variational parameter.
Table I compares the mean and standard deviation of the
output amplitude computed by Monte Carlo simulation with
5000 runs and SG-SSCM. The latter achieves a comparable
accuracy with the former while reducing the number of
required sampling points by two orders. It also shows that the
output amplitude variation of the 9-transistor ampliﬁer is more
signiﬁcant than that of the 1-transistor example given the same
degree of variations in individual transistors, explicitly verify-
ing the accumulating and propagating effects of device-level
variations to higher levels. The cumulative density function
(CDF) plot of the CMOS opamp example is shown in Fig. 6,
in which the curves from Monte Carlo and SG-SSCM are in
good agreement.
TABLE I
VARIATION OF OUTPUT AMPLITUDE ESTIMATED BY MONTE CARLO AND
SG-SSCM (μVT0,β,S = [0.4, 1.8, 0.1], σVT0,β,S = 0.1μVT0,β,S ).
Monte Carlo SG-SSCM
mean std samples mean std samples
Ampliﬁer 0.0156 0.0010 5000 0.0156 0.0011 28
Opamp 0.0716 0.0060 5000 0.0714 0.0062 28
0.04 0.045 0.05 0.055 0.06 0.065 0.07 0.075 0.08 0.085 0.09
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
x
F
(x
)
Empirical CDF
 
 
Monte Carlo
SGŦSSCM
Fig. 6. CDF plot of output amplitude of the CMOS opamp example.
V. CONCLUSION
This paper has proposed and demonstrated for the ﬁrst
time the innovative transformation of the ultra-compact VS
transistor model into an equivalent set of nonlinear DAEs,
thereby largely speeding up the simulation of analog circuit
modules through NMOR techniques. Efﬁcient capture of the
propagation of device-level uncertainties to the circuit and
system levels has also been enabled via the integration of
parametric NMOR and stochastic spectral methods. Numer-
ical examples have conﬁrmed the efﬁcacy of the proposed
approach.
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